74AUP1G57

Low-power configurable multiple function gate Rev. 03 — 22 June 2009 P

Product data sheet

1. **General description**

The 74AUP1G57 provides configurable multiple functions. The output state is determined by eight patterns of 3-bit input. The user can choose the logic functions AND, OR, NAND, NOR, XNOR, inverter, and buffer. All inputs can be connected to V_{CC} or GND.

This device ensures a very low static and dynamic power consumption across the entire V_{CC} range from 0.8 V to 3.6 V.

This device is fully specified for partial power-down applications using I_{OFF}. The I_{OFF} circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

The 74AUP1G57 has Schmitt trigger inputs making it capable of transforming slowly changing input signals into sharply defined, jitter-free output signals.

The inputs switch at different points for positive and negative-going signals. The difference between the positive voltage V_{T+} and the negative voltage V_{T-} is defined as the input hysteresis voltage V_H.

2. **Features**

- Wide supply voltage range from 0.8 V to 3.6 V
- High noise immunity
- ESD protection:
 - ◆ HBM JESD22-A114E exceeds 5000 V
 - ◆ MM JESD22-A115-A exceeds 200 V
 - CDM JESD22-C101C exceeds 1000 V
- Low static power consumption; $I_{CC} = 0.9 \,\mu\text{A}$ (maximum)
- Latch-up performance exceeds 100 mA per JESD 78 Class II
- Inputs accept voltages up to 3.6 V
- Low noise overshoot and undershoot < 10 % of V_{CC}
- I_{OFF} circuitry provides partial Power-down mode operation
- Multiple package options
- Specified from -40 °C to +85 °C and -40 °C to +125 °C



Low-power configurable multiple function gate

3. Ordering information

Table 1. Ordering information

| Type number | Package | | | | | | | |
|-------------|-------------------|-------|---|---------|--|--|--|--|
| | Temperature range | Name | Description | Version | | | | |
| 74AUP1G57GW | –40 °C to +125 °C | SC-88 | plastic surface-mounted package; 6 leads | SOT363 | | | | |
| 74AUP1G57GM | –40 °C to +125 °C | XSON6 | plastic extremely thin small outline package; no leads; 6 terminals; body 1 \times 1.45 \times 0.5 mm | SOT886 | | | | |
| 74AUP1G57GF | –40 °C to +125 °C | XSON6 | plastic extremely thin small outline package; no leads; 6 terminals; body 1 \times 1 \times 0.5 mm | SOT891 | | | | |


4. Marking

Table 2. Marking

| Type number | Marking code ^[1] |
|-------------|-----------------------------|
| 74AUP1G57GW | aC |
| 74AUP1G57GM | aC |
| 74AUP1G57GF | aC |

^[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.


5. Functional diagram



Low-power configurable multiple function gate

6. Pinning information

6.1 Pinning



6.2 Pin description

Table 3. Pin description

| Symbol | Pin | Description |
|-----------------|-----|----------------|
| В | 1 | data input |
| GND | 2 | ground (0 V) |
| A | 3 | data input |
| Υ | 4 | data output |
| V _{CC} | 5 | supply voltage |
| С | 6 | data input |

7. Functional description

Table 4. Function table[1]

| Input | | | Output |
|-------|---|---|--------|
| С | В | A | Υ |
| L | L | L | Н |
| L | L | Н | L |
| L | Н | L | Н |
| L | Н | Н | L |
| Н | L | L | L |
| Н | L | Н | L |
| Н | Н | L | Н |
| Н | Н | Н | Н |

^[1] H = HIGH voltage level;

L = LOW voltage level.

Low-power configurable multiple function gate

7.1 Logic configurations

Table 5. Function selection table

| Logic function | Figure |
|---------------------------------------|---------------------------|
| 2-input AND | see Figure 5 |
| 2-input AND with both inputs inverted | see Figure 8 |
| 2-input NAND with inverted input | see Figure 6 and Figure 7 |
| 2-input OR with inverted input | see Figure 6 and Figure 7 |
| 2-input NOR | see Figure 8 |
| 2-input NOR with both inputs inverted | see Figure 5 |
| 2-input XNOR | see Figure 9 |
| Inverter | see Figure 10 |
| Buffer | see Figure 11 |




Fig 5. 2-input AND gate or 2-input NOR gate with both inputs inverted




Fig 6. 2-input NAND gate with input B inverted or 2-input OR gate with inverted C input




Fig 7. 2-input NAND gate with input C inverted or 2-input OR gate with inverted A input




Fig 8. 2-input NOR gate or 2-input AND gate with both inputs inverted




Fig 9. 2-input XNOR gate





Fig 10. Inverter

Low-power configurable multiple function gate



8. Limiting values

Table 6. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

| Symbol | Parameter | Conditions | Min | Max | Unit |
|------------------|-------------------------|--|-------------------|------|------|
| V_{CC} | supply voltage | | -0.5 | +4.6 | V |
| I _{IK} | input clamping current | $V_I < 0 V$ | -50 | - | mA |
| VI | input voltage | | [<u>1</u>] –0.5 | +4.6 | V |
| I _{OK} | output clamping current | V _O < 0 V | -50 | - | mA |
| Vo | output voltage | Active mode and Power-down mode | [<u>1</u>] –0.5 | +4.6 | V |
| Io | output current | $V_O = 0 V \text{ to } V_{CC}$ | - | ±20 | mA |
| I _{CC} | supply current | | - | 50 | mA |
| I_{GND} | ground current | | -50 | - | mA |
| T _{stg} | storage temperature | | -65 | +150 | °C |
| P _{tot} | total power dissipation | $T_{amb} = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}$ | [2] | 250 | mW |

^[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

9. Recommended operating conditions

Table 7. Recommended operating conditions

| Symbol | Parameter | Conditions | Min | Max | Unit |
|------------------|---------------------|---------------------------------|-----|----------|------|
| V_{CC} | supply voltage | | 0.8 | 3.6 | V |
| V_{I} | input voltage | | 0 | 3.6 | V |
| V _O | output voltage | Active mode | 0 | V_{CC} | V |
| | | Power-down mode; $V_{CC} = 0 V$ | 0 | 3.6 | V |
| T _{amb} | ambient temperature | | -40 | +125 | °C |

^[2] For SC-88 packages: above 87.5 $^{\circ}$ C the value of P_{tot} derates linearly with 4.0 mW/K. For XSON6 packages: above 118 $^{\circ}$ C the value of P_{tot} derates linearly with 7.8 mW/K.

Low-power configurable multiple function gate

10. Static characteristics

Table 8. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

| Symbol | Parameter | Conditions | Min | Тур | Max | Uni |
|----------------------|--------------------------------------|--|-----------------------|-----|---------------------|-----|
| T _{amb} = 2 | 5 °C | | | | | |
| V _{OH} | HIGH-level output voltage | $V_I = V_{T+}$ or V_{T-} | | | | |
| | | $I_O = -20 \mu A$; $V_{CC} = 0.8 \text{ V}$ to 3.6 V | $V_{CC}-0.1$ | - | - | V |
| | | $I_{O} = -1.1 \text{ mA}; V_{CC} = 1.1 \text{ V}$ | $0.75 \times V_{CC}$ | - | - | V |
| | | $I_{O} = -1.7 \text{ mA}; V_{CC} = 1.4 \text{ V}$ | 1.11 | - | - | V |
| | | $I_{O} = -1.9 \text{ mA}; V_{CC} = 1.65 \text{ V}$ | 1.32 | - | - | V |
| | | $I_{O} = -2.3 \text{ mA}; V_{CC} = 2.3 \text{ V}$ | 2.05 | - | - | V |
| | | $I_{O} = -3.1 \text{ mA}; V_{CC} = 2.3 \text{ V}$ | 1.9 | - | - | V |
| | | $I_{O} = -2.7 \text{ mA}; V_{CC} = 3.0 \text{ V}$ | 2.72 | - | - | V |
| | | $I_O = -4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$ | 2.6 | - | - | V |
| V _{OL} | LOW-level output voltage | $V_I = V_{T+}$ or V_{T-} | | | | |
| | | $I_O = 20 \mu A$; $V_{CC} = 0.8 \text{ V to } 3.6 \text{ V}$ | - | - | 0.1 | V |
| | | $I_{O} = 1.1 \text{ mA}; V_{CC} = 1.1 \text{ V}$ | - | - | $0.3 \times V_{CC}$ | V |
| | | $I_{O} = 1.7 \text{ mA}; V_{CC} = 1.4 \text{ V}$ | - | - | 0.31 | V |
| | | $I_O = 1.9 \text{ mA}; V_{CC} = 1.65 \text{ V}$ | - | - | 0.31 | V |
| | | $I_O = 2.3 \text{ mA}$; $V_{CC} = 2.3 \text{ V}$ | - | - | 0.31 | V |
| | | $I_O = 3.1 \text{ mA}; V_{CC} = 2.3 \text{ V}$ | - | - | 0.44 | V |
| | | $I_O = 2.7 \text{ mA}; V_{CC} = 3.0 \text{ V}$ | - | - | 0.31 | V |
| | | $I_O = 4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$ | - | - | 0.44 | V |
| l _l | input leakage current | $V_I = GND$ to 3.6 V; $V_{CC} = 0$ V to 3.6 V | - | - | ±0.1 | μΑ |
| l _{OFF} | power-off leakage current | V_I or $V_O = 0$ V to 3.6 V; $V_{CC} = 0$ V | - | - | ±0.2 | μΑ |
| ΔI_{OFF} | additional power-off leakage current | $V_1 \text{ or } V_0 = 0 \text{ V to } 3.6 \text{ V};$ $V_{CC} = 0 \text{ V to } 0.2 \text{ V}$ | - | - | ±0.2 | μΑ |
| Icc | supply current | V_I = GND or V_{CC} ; I_O = 0 A; V_{CC} = 0.8 V to 3.6 V | - | - | 0.5 | μΑ |
| Δl _{CC} | additional supply current | $V_I = V_{CC} - 0.6 \text{ V}; I_O = 0 \text{ A};$ $V_{CC} = 3.3 \text{ V}$ | - | - | 40 | μΑ |
| Cı | input capacitance | $V_I = GND \text{ or } V_{CC}; V_{CC} = 0 \text{ V to } 3.6 \text{ V}$ | - | 1.1 | - | pF |
| Co | output capacitance | $V_O = GND; V_{CC} = 0 V$ | - | 1.7 | - | pF |
| | 40 °C to +85 °C | | | | | |
| V _{OH} | HIGH-level output voltage | $V_I = V_{T+}$ or V_{T-} | | | | |
| | | $I_O = -20 \mu A$; $V_{CC} = 0.8 \text{ V to } 3.6 \text{ V}$ | V _{CC} – 0.1 | - | - | V |
| | | $I_O = -1.1 \text{ mA}$; $V_{CC} = 1.1 \text{ V}$ | $0.7 \times V_{CC}$ | - | - | V |
| | | $I_O = -1.7 \text{ mA}; V_{CC} = 1.4 \text{ V}$ | 1.03 | - | - | V |
| | | $I_O = -1.9 \text{ mA}; V_{CC} = 1.65 \text{ V}$ | 1.30 | - | - | V |
| | | $I_O = -2.3 \text{ mA}; V_{CC} = 2.3 \text{ V}$ | 1.97 | - | - | V |
| | | $I_O = -3.1 \text{ mA}; V_{CC} = 2.3 \text{ V}$ | 1.85 | - | - | V |
| | | $I_{O} = -2.7 \text{ mA}; V_{CC} = 3.0 \text{ V}$ | 2.67 | - | - | V |
| | | $I_O = -4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$ | 2.55 | - | - | V |
| | | | | | | |

Low-power configurable multiple function gate

Table 8. Static characteristics ...continued
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|----------------------|--------------------------------------|--|------------------------|-----|----------------------|------|
| V _{OL} | LOW-level output voltage | $V_I = V_{T+}$ or V_{T-} | | | | |
| | | I_O = 20 μ A; V_{CC} = 0.8 V to 3.6 V | - | - | 0.1 | V |
| | | I _O = 1.1 mA; V _{CC} = 1.1 V | - | - | $0.3 \times V_{CC}$ | V |
| | | $I_{O} = 1.7 \text{ mA}; V_{CC} = 1.4 \text{ V}$ | - | - | 0.37 | V |
| | | $I_{O} = 1.9 \text{ mA}; V_{CC} = 1.65 \text{ V}$ | - | - | 0.35 | V |
| | | $I_{O} = 2.3 \text{ mA}; V_{CC} = 2.3 \text{ V}$ | - | - | 0.33 | V |
| | | $I_{O} = 3.1 \text{ mA}; V_{CC} = 2.3 \text{ V}$ | - | - | 0.45 | V |
| | | $I_{O} = 2.7 \text{ mA}; V_{CC} = 3.0 \text{ V}$ | - | - | 0.33 | V |
| | | $I_{O} = 4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$ | - | - | 0.45 | V |
| l _l | input leakage current | $V_I = GND$ to 3.6 V; $V_{CC} = 0$ V to 3.6 V | - | - | ±0.5 | μΑ |
| I _{OFF} | power-off leakage current | V_I or $V_O = 0$ V to 3.6 V; $V_{CC} = 0$ V | - | - | ±0.5 | μΑ |
| ΔI_{OFF} | additional power-off leakage current | $V_1 \text{ or } V_0 = 0 \text{ V to } 3.6 \text{ V};$ $V_{CC} = 0 \text{ V to } 0.2 \text{ V}$ | - | - | ±0.6 | μΑ |
| I _{CC} | supply current | V_I = GND or V_{CC} ; I_O = 0 A; V_{CC} = 0.8 V to 3.6 V | | | 0.9 | μΑ |
| ΔI_{CC} | additional supply current | $V_I = V_{CC} - 0.6 \text{ V}; I_O = 0 \text{ A};$ $V_{CC} = 3.3 \text{ V}$ | - | - | 50 | μΑ |
| T _{amb} = - | 40 °C to +125 °C | | | | | |
| V _{OH} | HIGH-level output voltage | $V_I = V_{T+}$ or V_{T-} | | | | |
| | | $I_O = -20 \mu A$; $V_{CC} = 0.8 \text{ V}$ to 3.6 V | V _{CC} – 0.11 | - | - | V |
| | | $I_{O} = -1.1 \text{ mA}; V_{CC} = 1.1 \text{ V}$ | $0.6 \times V_{CC}$ | - | - | V |
| | | $I_{O} = -1.7 \text{ mA}; V_{CC} = 1.4 \text{ V}$ | 0.93 | - | - | V |
| | | $I_{O} = -1.9 \text{ mA}; V_{CC} = 1.65 \text{ V}$ | 1.17 | - | - | V |
| | | $I_{O} = -2.3 \text{ mA}; V_{CC} = 2.3 \text{ V}$ | 1.77 | - | - | V |
| | | $I_{O} = -3.1 \text{ mA}; V_{CC} = 2.3 \text{ V}$ | 1.67 | - | - | V |
| | | $I_{O} = -2.7 \text{ mA}; V_{CC} = 3.0 \text{ V}$ | 2.40 | - | - | V |
| | | $I_{O} = -4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$ | 2.30 | - | - | V |
| V _{OL} | LOW-level output voltage | $V_I = V_{T+}$ or V_{T-} | | | | |
| | | I_O = 20 μ A; V_{CC} = 0.8 V to 3.6 V | - | - | 0.11 | V |
| | | $I_O = 1.1 \text{ mA}; V_{CC} = 1.1 \text{ V}$ | - | - | $0.33 \times V_{CC}$ | V |
| | | $I_O = 1.7 \text{ mA}$; $V_{CC} = 1.4 \text{ V}$ | - | - | 0.41 | V |
| | | $I_{O} = 1.9 \text{ mA}; V_{CC} = 1.65 \text{ V}$ | - | - | 0.39 | V |
| | | $I_O = 2.3 \text{ mA}; V_{CC} = 2.3 \text{ V}$ | - | - | 0.36 | V |
| | | $I_{O} = 3.1 \text{ mA}; V_{CC} = 2.3 \text{ V}$ | - | - | 0.50 | V |
| | | $I_O = 2.7 \text{ mA}; V_{CC} = 3.0 \text{ V}$ | - | - | 0.36 | V |
| | | $I_O = 4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$ | - | - | 0.50 | V |
| l _l | input leakage current | $V_I = GND$ to 3.6 V; $V_{CC} = 0$ V to 3.6 V | - | - | ±0.75 | μΑ |
| l _{OFF} | power-off leakage current | V_I or $V_O = 0$ V to 3.6 V; $V_{CC} = 0$ V | - | - | ±0.75 | μΑ |

Low-power configurable multiple function gate

 Table 8.
 Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|------------------|--------------------------------------|--|-----|-----|-------|------|
| ΔI_{OFF} | additional power-off leakage current | V_1 or $V_0 = 0$ V to 3.6 V; $V_{CC} = 0$ V to 0.2 V | - | - | ±0.75 | μΑ |
| I _{CC} | supply current | V_I = GND or V_{CC} ; I_O = 0 A; V_{CC} = 0.8 V to 3.6 V | - | - | 1.4 | μΑ |
| ΔI_{CC} | additional supply current | $V_I = V_{CC} - 0.6 \text{ V}; I_O = 0 \text{ A};$ $V_{CC} = 3.3 \text{ V}$ | - | - | 75 | μΑ |

11. Dynamic characteristics

Table 9. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit, see Figure 13.

| Symbol | Parameter | Conditions | 25 °C | | | -40 °C to +125 °C | | | Unit | |
|---------------------|-------------------|--|-------|-----|--------|-------------------|-----|----------------|-----------------|----|
| | | | | Min | Typ[1] | Max | Min | Max (85 °C) | Max (125 °C) | |
| $C_L = 5 pl$ | F | | | | | | | | | |
| t _{pd} | propagation delay | A, B and C to Y; see Figure 12 | [2] | | | | | | | |
| | | $V_{CC} = 0.8 V$ | | - | 22.6 | - | - | - | - | ns |
| | | $V_{CC} = 1.1 \text{ V to } 1.3 \text{ V}$ | | 2.8 | 6.5 | 12.6 | 2.5 | 13.0 | 13.2 | ns |
| | | $V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$ | | 2.2 | 4.6 | 7.6 | 2.5 | 8.2 | 8.6 | ns |
| | | V_{CC} = 1.65 V to 1.95 V | | 2.1 | 3.9 | 6.2 | 2.0 | 6.8 | 7.2 | ns |
| | | V_{CC} = 2.3 V to 2.7 V | | 2.0 | 3.1 | 4.5 | 1.8 | 5.1 | 5.3 | ns |
| | | $V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$ | | 1.8 | 2.8 | 3.9 | 1.5 | 4.1 | 4.3 | ns |
| C _L = 10 | οF | | | | | | | | | |
| t _{pd} | propagation delay | A, B and C to Y; see Figure 12 | [2] | | | | | | | |
| | | $V_{CC} = 0.8 V$ | | - | 26.1 | - | - | - | - | ns |
| | | V_{CC} = 1.1 V to 1.3 V | | 3.2 | 7.3 | 14.4 | 2.8 | 14.9 | 15.2 | ns |
| | | $V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$ | | 2.6 | 5.2 | 8.7 | 2.8 | 9.3 | 9.8 | ns |
| | | V_{CC} = 1.65 V to 1.95 V | | 2.5 | 4.5 | 7.0 | 2.2 | 7.8 | 8.2 | ns |
| | | V_{CC} = 2.3 V to 2.7 V | | 2.4 | 3.7 | 5.2 | 2.1 | 5.9 | 6.2 | ns |
| | | $V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$ | | 2.3 | 3.4 | 4.6 | 1.9 | 4.9 | 5.1 | ns |
| C _L = 15 | oF | | | | | | | | | |
| t _{pd} | propagation delay | A, B and C to Y; see Figure 12 | [2] | | | | | | | |
| | | $V_{CC} = 0.8 V$ | | - | 31.6 | - | - | - | - | ns |
| | | V_{CC} = 1.1 V to 1.3 V | | 3.4 | 8.0 | 15.7 | 3.1 | 16.7 | 17.0 | ns |
| | | V_{CC} = 1.4 V to 1.6 V | | 2.8 | 5.7 | 9.4 | 3.1 | 10.4 | 10.9 | ns |
| | | $V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$ | | 2.6 | 4.9 | 7.7 | 2.5 | 8.7 | 9.2 | ns |
| | | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | | 2.6 | 4.1 | 5.7 | 2.4 | 6.5 | 6.9 | ns |
| | | $V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$ | | 2.5 | 3.8 | 5.0 | 2.2 | 5.5 | 5.7 | ns |



Low-power configurable multiple function gate

 Table 9.
 Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V); for test circuit, see Figure 13.

| Symbol | Parameter | Conditions | | 25 °C | | -4 | 10 °C to +1 | 25 °C | Unit |
|-----------------|---------------------|--|--------|--------|------|-----|----------------|-----------------|------|
| | | | | Typ[1] | Max | Min | Max (85 °C) | Max (125 °C) | |
| $C_L = 30$ | pF | | · | ' | | | | | • |
| t _{pd} | propagation delay | A, B and C to Y; see Figure 12 | [2] | | | | | | |
| | | $V_{CC} = 0.8 \text{ V}$ | - | 37.8 | - | - | - | - | ns |
| | | $V_{CC} = 1.1 \text{ V to } 1.3 \text{ V}$ | 4.6 | 10.4 | 20.9 | 3.9 | 21.8 | 22.3 | ns |
| | | $V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$ | 3.6 | 7.4 | 12.2 | 3.8 | 13.4 | 14.1 | ns |
| | | $V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$ | 3.5 | 6.2 | 9.9 | 3.1 | 11.1 | 11.8 | ns |
| | | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | 3.4 | 5.2 | 7.4 | 3.1 | 8.3 | 8.8 | ns |
| | | $V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$ | 3.2 | 4.9 | 6.6 | 2.8 | 7.0 | 7.4 | ns |
| $C_L = 5 p$ | F, 10 pF, 15 pF and | 30 pF | | | | | | | |
| C_{PD} | power dissipation | $f_i = 1 \text{ MHz}; V_I = \text{GND to } V_{CC}$ | [3][4] | | | | | | |
| | capacitance | $V_{CC} = 0.8 \text{ V}$ | - | 2.6 | - | - | - | - | pF |
| | | $V_{CC} = 1.1 \text{ V to } 1.3 \text{ V}$ | - | 2.8 | - | - | - | - | рF |
| | | $V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$ | - | 2.9 | - | - | - | - | рF |
| | | $V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$ | - | 3.1 | - | - | - | - | рF |
| | | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$ | - | 3.7 | - | - | - | - | pF |
| | | $V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$ | - | 4.3 | - | - | - | - | pF |

^[1] All typical values are measured at nominal V_{CC} .

$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$$
 where:

 f_i = input frequency in MHz;

f_o = output frequency in MHz;

C_L = output load capacitance in pF;

 V_{CC} = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs.


^[2] t_{pd} is the same as t_{PLH} and t_{PHL} .

^[3] All specified values are the average typical values over all stated loads.

^[4] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

Low-power configurable multiple function gate

12. Waveforms



Measurement points are given in Table 10.


 $\ensuremath{V_{OL}}$ and $\ensuremath{V_{OH}}$ are typical output voltage drops that occur with the output load.

Fig 12. Input A, B and C to output Y propagation delay times

Table 10. Measurement points

| Supply voltage | Output | Input | | | | |
|-----------------|---------------------|---------------------|----------------|-------------|--|--|
| V _{CC} | V _M | V _M | V _I | $t_r = t_f$ | | |
| 0.8 V to 3.6 V | $0.5 \times V_{CC}$ | $0.5 \times V_{CC}$ | V_{CC} | ≤ 3.0 ns | | |

Low-power configurable multiple function gate



Test data is given in Table 11.

Definitions for test circuit:

R_L = Load resistance.

C_L = Load capacitance including jig and probe capacitance.

 R_T = Termination resistance should be equal to the output impedance Z_o of the pulse generator.

 V_{EXT} = External voltage for measuring switching times.

Fig 13. Load circuitry for switching times

Table 11. Test data

| Supply voltage | Load | V _{EXT} | | | |
|-----------------|------------------------------|------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|
| V _{CC} | CL | R _L [1] | t _{PLH} , t _{PHL} | t _{PZH} , t _{PHZ} | t _{PZL} , t _{PLZ} |
| 0.8 V to 3.6 V | 5 pF, 10 pF, 15 pF and 30 pF | 5 k Ω or 1 M Ω | open | GND | $2 \times V_{CC}$ |

[1] For measuring enable and disable times, $R_L = 5 \text{ k}\Omega$. For measuring propagation delays, set-up and hold times, and pulse width, $R_L = 1 \text{ M}\Omega$.

Low-power configurable multiple function gate


13. Transfer characteristics

Table 12. Transfer characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 13.

| Symbol | Parameter | Conditions | | 25 °C | | –40 °C to +125 °C | | Unit | |
|--|----------------------------------|---|------|-------|------|-------------------|----------------|-----------------|---|
| | | | Min | Тур | Max | Min | Max (85 °C) | Max (125 °C) | |
| V _{T+} positive-going threshold voltage | | see Figure 14 and Figure 15 | | | | | | | |
| | | $V_{CC} = 0.8 \text{ V}$ | 0.30 | - | 0.60 | 0.30 | 0.60 | 0.62 | V |
| | | $V_{CC} = 1.1 \text{ V}$ | 0.53 | - | 0.90 | 0.53 | 0.90 | 0.92 | V |
| | | $V_{CC} = 1.4 \text{ V}$ | 0.74 | - | 1.11 | 0.74 | 1.11 | 1.13 | V |
| | | $V_{CC} = 1.65 \text{ V}$ | 0.91 | - | 1.29 | 0.91 | 1.29 | 1.31 | V |
| | | $V_{CC} = 2.3 \text{ V}$ | 1.37 | - | 1.77 | 1.37 | 1.77 | 1.80 | V |
| | | $V_{CC} = 3.0 \text{ V}$ | 1.88 | - | 2.29 | 1.88 | 2.29 | 2.32 | V |
| | negative-going threshold voltage | see <u>Figure 14</u> and <u>Figure 15</u> | | | | | | | |
| | | $V_{CC} = 0.8 \text{ V}$ | 0.10 | - | 0.60 | 0.10 | 0.60 | 0.60 | V |
| | | V _{CC} = 1.1 V | 0.26 | - | 0.65 | 0.26 | 0.65 | 0.65 | V |
| | | V _{CC} = 1.4 V | 0.39 | - | 0.75 | 0.39 | 0.75 | 0.75 | V |
| | | V _{CC} = 1.65 V | 0.47 | - | 0.84 | 0.47 | 0.84 | 0.84 | V |
| | | $V_{CC} = 2.3 \text{ V}$ | 0.69 | - | 1.04 | 0.69 | 1.04 | 1.04 | V |
| | | $V_{CC} = 3.0 \text{ V}$ | 0.88 | - | 1.24 | 0.88 | 1.24 | 1.24 | V |
| V _H hystere | hysteresis voltage | (V _{T+} – V _{T-}); see <u>Figure 14</u> , <u>Figure 15</u> , <u>Figure 16</u> and <u>Figure 17</u> | | | | | | | |
| | | $V_{CC} = 0.8 \text{ V}$ | 0.07 | - | 0.50 | 0.07 | 0.50 | 0.50 | V |
| | | V _{CC} = 1.1 V | 0.08 | - | 0.46 | 0.08 | 0.46 | 0.46 | V |
| | | V _{CC} = 1.4 V | 0.18 | - | 0.56 | 0.18 | 0.56 | 0.56 | V |
| | | V _{CC} = 1.65 V | 0.27 | - | 0.66 | 0.27 | 0.66 | 0.66 | V |
| | | $V_{CC} = 2.3 \text{ V}$ | 0.53 | - | 0.92 | 0.53 | 0.92 | 0.92 | V |
| | | $V_{CC} = 3.0 \text{ V}$ | 0.79 | - | 1.31 | 0.79 | 1.31 | 1.31 | V |

14. Waveform transfer characteristics



Low-power configurable multiple function gate




Fig 16. Typical transfer characteristics; $V_{CC} = 1.8 \text{ V}$




Fig 17. Typical transfer characteristics; $V_{CC} = 3.0 \text{ V}$

Low-power configurable multiple function gate

15. Package outline

Plastic surface-mounted package; 6 leads

SOT363




Fig 18. Package outline SOT363 (SC-88)




Fig 19. Package outline SOT886 (XSON6)




Fig 20. Package outline SOT891 (XSON6)

Low-power configurable multiple function gate

16. Abbreviations

Table 13. Abbreviations

| Acronym | Description |
|---------|-------------------------|
| CDM | Charged Device Model |
| DUT | Device Under Test |
| ESD | ElectroStatic Discharge |
| НВМ | Human Body Model |
| MM | Machine Model |

17. Revision history

Table 14. Revision history

| Document ID | Release date | Data sheet status | Change notice | Supersedes |
|----------------|-------------------------|-----------------------------|-------------------|-------------|
| 74AUP1G57_3 | 20090622 | Product data sheet | - | 74AUP1G57_2 |
| Modifications: | • <u>Table 6</u> : Dera | ating factor XSON6 packages | has been changed. | |
| 74AUP1G57_2 | 20090323 | Product data sheet | - | 74AUP1G57_1 |
| 74AUP1G57_1 | 20061123 | Product data sheet | - | - |

Low-power configurable multiple function gate

18. Legal information

18.1 Data sheet status

| Document status[1][2] | Product status[3] | Definition |
|--------------------------------|-------------------|---|
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

18.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

18.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental

damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

18.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

19. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

Low-power configurable multiple function gate

20. Contents

| 1 | General description | 1 |
|------|-----------------------------------|----|
| 2 | Features | 1 |
| 3 | Ordering information | 2 |
| 4 | Marking | 2 |
| 5 | Functional diagram | 2 |
| 6 | Pinning information | 3 |
| 6.1 | Pinning | 3 |
| 6.2 | Pin description | 3 |
| 7 | Functional description | 3 |
| 7.1 | Logic configurations | 4 |
| 8 | Limiting values | 5 |
| 9 | Recommended operating conditions | 5 |
| 10 | Static characteristics | 6 |
| 11 | Dynamic characteristics | 8 |
| 12 | Waveforms | 10 |
| 13 | Transfer characteristics | 12 |
| 14 | Waveform transfer characteristics | 12 |
| 15 | Package outline | 14 |
| 16 | Abbreviations | |
| 17 | Revision history | 17 |
| 18 | Legal information | |
| 18.1 | • | 18 |
| 18.2 | Definitions | 18 |
| 18.3 | Disclaimers | 18 |
| 18.4 | Trademarks | 18 |
| 19 | Contact information | 18 |
| 20 | Contents | 19 |

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

